


STP11NM60A STP11NM60AFP - STB11NM60A-1

N-CHANNEL 600V - 0.4Ω - 11A TO-220/TO-220FP/I²PAK MDmesh™Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STP11NM60A	600 V	<0.45Ω	11 A
STP11NM60AFP	600 V	<0.45Ω	11 A
STB11NM60A-1	600 V	<0.45Ω	11 A

- TYPICAL $R_{DS}(on) = 0.4\Omega$
- HIGH dv/dt
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE




DESCRIPTION

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP11NM60A	P11NM60A	TO-220	TUBE
STP11NM60AFP	P11NM60AFP	TO-220FP	TUBE
STB11NM60A-1	B11NM60A	I ² PAK	TUBE

March 2002 1/11

STP11NM60A/STP11NM60AFP/STB11NM60A-1

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Valu	e	Unit
		STP11NM60A STB11NM60A-1	STP11NM60AFP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600		V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	600		V
V_{GS}	Gate- source Voltage	± 30)	V
I _D	Drain Current (continuous) at T _C = 25°C	11	11 (*)	Α
I _D	Drain Current (continuous) at T _C = 100°C	7	7 (*)	А
I _{DM} (•)	Drain Current (pulsed)	44	44 (*)	Α
P _{TOT}	Total Dissipation at T _C = 25°C	110	35	W
	Derating Factor	0.88	0.28	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15		V/ns
V _{ISO}	Insulation Withstand Voltage (DC)	-	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150 -55 to 150		°C

THERMAL DATA

		TO-220 / I ² PAK TO-220-FP				
Rthj-case	Thermal Resistance Junction-case Max	1.13	3.57	°C/W		
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W			
T _I	Maximum Lead Temperature For Soldering Purpose	300	°C			

ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	600			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T_{C} = 125 °C			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 5.5 A		0.4	0.45	Ω

\7/. 2/11

^(•) Pulse width limited by safe operating area (1) $I_{SD} \le 11A$, di/dt $\le 200A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$. (*) Limited only by maximum temperature allowed

ELECTRICAL CHARACTERISTICS (TCASE =25°C UNLESS OTHERWISE SPECIFIED)

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 5.5 A		10		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		1211 248 21		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 480V		116		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.9		Ω

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 300 V, I_D = 5.5 A R_G = 4.7 Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		14 15		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 480V, I_D = 11 A,$ $V_{GS} = 10V$		35 9 14	49	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 480V, I_{D} = 11 A,$		39		ns
t _f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10V$		10		ns
t _c	Cross-over Time	(Inductive Load see, Figure 5)		20		ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				11 44	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 11 A, V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 11 A, di/dt = 100A/ μ s V_{DD} = 100V, T_j = 150°C (see test circuit, Figure 5)		560 5.7 20.5		ns µC A


477.

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area for TO-220 / I2PAK




Thermal Impedance for TO-220 / I2PAK




Output Characteristics




Safe Operating Area for TO-220FP




Thermal Impedance for TO-220FP




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Thereshold Voltage vs Temp.



Normalized On Resistance vs Temperature



47/.



\7/_° 6/11

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



TO-220 MECHANICAL DATA


DIM.		mm			inch	
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



<u>8/11</u>


TO-220FP MECHANICAL DATA

DIM.		mm			inch	
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126



TO-262 (I²PAK) MECHANICAL DATA

DIM.		mm			inch	
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
В	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
С	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
е	2.4		2.7	0.094		0.106
Е	10		10.4	0.393		0.409
L	13.1		13.6	0.515		0.531
L1	3.48		3.78	0.137		0.149
L2	1.27		1.4	0.050		0.055



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

477.